Abstract: At transistor-level design minimizing dimensions and lower power consumption are the key parameters that have emerged as intense research topics. This paper presents the design of a p+ ...