The advanced Clock Generation IP integrates both fractional-N and integer-N Phase-Locked Loops (PLLs) designed to cover a wide frequency range from 50 MHz up to 1.5 GHz. The fractional-N PLL achieves ...