Abstract: A new test generation technique for path delay faults in circuits employing scan/hold type flip-flops is presented. Reduced ordered binary decision diagrams (ROBDDs) are used to represent ...

Abstract: The semiconductor industry faces growing difficulties in addressing technical and technological challenges, such as the exhaustion of CMOS downscaling and the limitations imposed by the von ...