Abstract: With the continuous shrinking of nanoscale CMOS technology, the critical charge of circuit nodes has significantly decreased, rendering the nodes highly susceptible to soft errors. In this ...